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Trigger Circuit Forces Immediate Synchronization of

Free-Running Oséillator 
.
The problem: 
Many devices powered by an externally-
synchronized inverter require it to operate without 
loss of synchronism. One example is the 2,400-Hz 
inverter flown on spacecraft, powering onboard 
gyroscopes, flight data subsystems, science data tape 
recorders, and telemetry systems. Any glitch fouling 
inverter synchronization could result in loss of 
significant data, a condition most likely to occur 
during periods of power source switchover from one 
unit to another. 
The solution: 
The free-running frequency of a new integrated-
circuit (IC) oscillator may be higher, lower, or the 
same as that of the sync pulse and is always 
synchronized by the first clock pulse.
How it's done: 
The oscillator is shown in Figure 1. The input 
triggering from the clock source resets the charge level 
on the timing capacitor C to a fixed positive level 
above ground potential. When transistor Q  is cut off, 
the oscillator operates in the free-running mode. 
Back-biased diode Di isolates the oscillator from 
spurious transients. 
A negative-going clock pulse applied to the base of 
Qi turns it on. Capacitor C is charged from supply 
voltage VS through Di and resistor Ri. The charge on 
the capacitor rises to voltage level VR. This occurs 
regardless of the previous charge level on the 
capacitor. Since VR is initially set at a level higher 
than VA1 (Figure 2), the output voltage shifts to 
ground potential. After passage of the clock pulse, the 
capacitor discharges to VAO, causing the output 
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Figure 1. Trigger Circuit Forces Immediate Synchronization 
of Free-Running Oscillator
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Figure 2. Synchronization Waveforms of Free-Running Oscillator 
voltage to shift up to a level almost that of VS. 
The output voltage is driven to ground on the next 
negative-going clock pulse, and the cycle repeats. 
Applications of positive triggering may be useful in 
TV-camera and other circuits, for video recording, 
facsimile transmission and reception, and uninterrup-
tible power supplies.
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